Vector Processing on Scalar Architectures

نویسندگان

  • Micah Beck
  • Antonio Castellanos
چکیده

A 64-bit processor must necessarily implement substantial parallelism in the movement and processing of data. Data movement is inherently parallel at the bit level, and many operations implemented in the integer unit exhibit bit-level parallelism. A microvector is an array of small data items or bit elds packed into a single word. Scalar operations performed on a microvector can be used to implement vector parallelism on its constituent elds. In this paper we present libuvec, a library for computing with data which is packed into bit elds. We present experimental results showing excellent performance, up to 30 times the speed of scalar arithmetic in certain applications.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Covariance Analysis of a vector tracking GPS receiver based on MMSE multiuser Detection

In high dynamic conditions, using vector tracking loops instead of scalar tracking loops in GPS receivers is proved as an efficient method to compensate the performance. The Minimum Mean Squared Error detector as a multiuser detector is applied in the vector tracking loop for more reliability and efficiency. The Kalman filter does the two tasks of tracking and extracting the navigation data aft...

متن کامل

Practical Implementation of Scalar and Vector Control Methods on a Rotor Surface Type Permanent Magnent Synchronous Machine Drive/System Using a PC

In this paper, using a personal computer (PC), the practical implementation of scalar and vector control methods on a three–phase rotor surface- type permanent magnet synchronous machine drive is discussed. Based on the machine dynamic equations and the above control strategies, two block diagrams are presented first for closed-loop speed controlling of the machine drive/system. Then, the desig...

متن کامل

Energy Efficiency Effects of Vectorization in Data Reuse Transformations for Many-Core Processors—A Case Study

Thread-level and data-level parallel architectures have become the design of choice in many of today’s energy-efficient computing systems. However, these architectures put substantially higher requirements on the memory subsystem than scalar architectures, making memory latency and bandwidth critical in their overall efficiency. Data reuse exploration aims at reducing the pressure on the memory...

متن کامل

Vector-thread architecture and implementation

This thesis proposes vector-thread architectures as a performance-efficient solution for all-purpose computing. The VT architectural paradigm unifies the vector and multithreaded compute models. VT provides the programmer with a control processor and a vector of virtual processors. The control processor can use vector-fetch commands to broadcast instructions to all the VPs or each VP can use th...

متن کامل

Simplified vector-thread architectures for flexible and efficient data-parallel accelerators

This thesis explores a new approach to building data-parallel accelerators that is based on simplifying the instruction set, microarchitecture, and programming methodology for a vector-thread architecture. The thesis begins by categorizing regular and irregular data-level parallelism (DLP), before presenting several architectural design patterns for data-parallel accelerators including the mult...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994